SemiGen


What to Know to Optimize a Wire Bond Process for Small MESA Chips

The common failure modes of wire bonds, for instance cratering/peeling, bond wire damage, trailing wire bond tails, poor adhesion, and missed bond pads, are exacerbated when wire bonding small MESA chips. There are many variables that need to be balanced to optimize a wire bond process, and limit the amount of time consuming and costly rework and part failures. With decades of experience successfully wire bonding small MESA chips for military, aerospace, satellite communications, and other applications, SemiGen experts share some of their insights into the challenges of wire bonding these ever-shrinking ICs.

 

SemiGen: Tips for Increasing Yields when Wire Bonding Small MESA Chips
get the brochure
ISO 9001:2008 Registered   ITAR Registered

54 Grenier Field Road Londonderry, NH 03053   |   603-624-8311   |   FAX 603-624-8312
All rights reserved. ©2010 - 2017 SemiGen, Inc.